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HfTa-based oxide and oxynitride with or without TaOxNy interlayer are fabricated on Ge substrate
to form metal-oxide-semiconductor MOS capacitors. Their electrical properties and reliabilities
are measured and compared. The results show that the MOS capacitor with a gate stack of
HfTa-based oxynitride and thin TaOxNy interlayer exhibits low interface-state/oxide-charge
densities, low gate leakage, small hysteresis, small capacitance equivalent thickness 0.94 nm,
and high dielectric constant 24. All these should be attributed to the blocking role of the TaOxNy
interlayer against penetration of O into the Ge substrate and interdiffusions of Hf, Ge, and Ta, thus
effectively suppressing the formation of unstable low-k GeOx and giving a superior TaOxNy /Ge
interface. Moreover, incorporation of N into both the interlayer and high-k dielectric greatly
improves device reliability through the formation of strong N-related bonds. © 2008 American
Institute of Physics. DOI: 10.1063/1.2954012
With the continuous scaling down of the dimensions of
metal-oxide-semiconductor field-effect transistor MOS-
FET, silicon is approaching its fundamental scaling limits.
Germanium is an alternative candidate for future channel
material because of its high carrier mobility.1–3 However,
unlike Si oxide, the thermodynamically unstable and soluble
Ge oxide hinders the development of high-quality Ge MOS-
FET. Recently, Ge-based MOS capacitors and transistors
with high-permittivity high-k stacked gate dielectrics using
a thin germanium oxynitride GeOxNy interlayer have
shown superior electrical properties.4–6 It has been shown
that the GeOxNy interlayer provides a stable and smooth in-
terface with improved electrical properties. However, its
lower k value limits the scalability of Ge MOS devices, even
as an interlayer. More recently, Lu et al.7 reported that an
ultrathin tantalum nitride film deposited between high-k di-
electric and Si substrate could suppress the formation of the
SiOx interlayer during subsequent high-temperature anneal-
ing. This is because tantalum nitride can function as a diffu-
sion barrier and can be oxidized to form nonconductive
TaOxNy after annealing in O2. Moreover, Sugawara et al.8
demonstrated that a thin plasma-synthesized TaON interlayer
on Ge could reduce stress-induced flatband-voltage shift.
Since TaOxNy has a high k value 26 and high thermal
stability,9 it should also be a promising candidate as the in-
terlayer between high-k dielectric and Ge substrate. In this
work, a thin TaNx layer is deposited by reactive sputtering
prior to HfTa-based oxide or oxynitride deposition. The thin
TaNx is used to suppress the formation of inferior GeOx and
interdiffusions of relevant elements during the annealing of
the deposited high-k dielectric, and at the same time TaNx
itself is converted to TaOxNy during the annealing. Ta is
intentionally added to improve the crystallization tempera-
ture and dielectric constant of Hf-based oxide and
oxynitride.10 As a result, excellent electrical properties such
as low interface-state density, low gate leakage, and high
reliability are obtained for the Ge MOS capacitors with
HfTaON /TaOxNy and HfTaO /TaOxNy gate stacks.
N-type 100 Ge wafers with a resistivity of
0.040–0.047  cm were cleaned in organic solvents and
rinsed in de-ionized water followed by a 30 s diluted HF
1:50 dipping for several cycles to remove the native oxide
GeOx. After drying in N2, the wafers were immediately
transferred into Denton Vacuum Discovery Deposition Sys-
tem. First, a 1 nm TaNx interlayer was deposited by reac-
tive sputtering of Ta in an Ar+N2 ambient Ar:N2=12:18,
followed by the deposition of a 5 nm HfTaO or HfTaN by
cosputtering of Ta and Hf in an Ar+O2 Ar:O2=24:3 or
Ar+N2 Ar:N2=24:6, a smaller ratio used to incorporate
more nitrogen in the dielectric ambient, respectively de-
noted as HfTaO /TaON or HfTaON /TaON sample. For
comparison, a 6 nm HfTa or HfTaN was directly deposited
on the cleaned Ge substrate without the TaNx interlayer as
control samples denoted as HfTaO or HfTaON sample.
A postdeposition annealing was carried out in wet N2
500 ml /min at 500 °C for 5 min to transform the films into
oxides or oxynitrides i.e., HfTaO, HfTaON, and TaOxNy by
using the oxygen in water vapor.11 The wet-N2 atmosphere
was realized by bubbling pure N2 through de-ionized water
at 95 °C with a flow rate of 500 ml /min. Subsequently, Al
was evaporated and patterned by lithography as gate elec-
trodes with an area of 7.8510−5 cm−2. Finally, forming-gas
annealing was performed at 280 °C for 20 min. Physical
thicknesses of the gate dielectrics for the samples were de-
termined by a multiwavelength ellipsometer. All electrical
measurements were carried out under a light-tight and elec-
trically shielded condition using HP4284A precision LCR
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meter and HP4156A precision semiconductor parameter
analyzer.
Typical HF 1 MHz C-V curves of the samples, swept
in bidirections at 1 MHz, are shown in Fig. 1. The oxide
capacitance Cox obtained by correcting for frequency dis-
persion from maximum accumulation capacitance,12 physical
thickness tphys, capacitance effective thickness CET and
equivalent k value =Coxtphys /0A for all the samples are
extracted and listed in Table I. An obvious distortion is ob-
served in the region from depletion to inversion of the C-V
curves for the two samples without the TaOxNy interlayer,
especially for the HfTaO sample, but does not exist for the
two samples with a thin TaOxNy interlayer. This should be
associated with significant interfacial defects originated from
the interdiffusion between the gate dielectric and substrate,
and the growth of a low-k GeOx interlayer, especially for the
HfTaO sample. Therefore, it can be concluded that the
TaOxNy interlayer can effectively block the oxidation of Ge
surface and thus suppress the formation of unstable GeOx.
Another fact is that Cox of the oxynitrides is larger than that
of their oxide counterparts, indicating that larger k values
have been obtained for the oxynitrides than the oxides for
almost the same physical thickness, with the largest k value
24 and the smallest CET 0.94 nm for the
TaHfON /TaOxNy sample. Furthermore, the C-V hysteresis,
the equivalent oxide-charge density Qox=−CoxVfb−ms /q,
where the work-function difference ms between Al gate and
n-Ge substrate is calculated to be 0.0706 V and the
interface-state density near midgap Dit estimated from the
HF C-V curve by the Terman’s method13 are depicted in Fig.
2. As compared to the control samples, Dit is obviously re-
duced by inserting a thin TaOxNy interlayer between the
high-k gate dielectrics and Ge substrate, especially for the
HfTaON /TaOxNy sample. Moreover, the hysteresis and Qox
are less for the two samples with the TaOxNy interlayer than
the control samples, with HfTaON /TaOxNy sample being
the smallest. The negative Qox might arises from OH−, which
is related to the wet-annealing ambient,14,15 the acceptorlike
interface states and electron traps in the oxide since the oxide
charge density calculated from flatband voltage is a net effect
of all charges in the oxide and at the interface. The smaller
Qox of HfTaO /TaON and HfTaON /TaON samples should
be partly attributed to their smaller Dit hence, less acceptor-
like interface-state charges, as shown in Fig. 2. Further ex-
amination of the data in Fig. 2 implies the HfTaO /TaON and
HfTaON /TaON samples having more positive charges than
the samples without the TaON interlayer because their Qox
reduction is only a portion of their Dit reduction. These ad-
ditional positive charges could be introduced due to the
HfTaO /TaON and HfTaON /TaON interfaces.
The inset of Fig. 1 shows the gate-leakage properties of
the samples. The two samples with the TaOxNy interlayer
have lower leakage current than their control samples.
Moreover, the oxynitride samples have lower leakage current
than their oxide counterparts, with the HfTaON /TaOxNy
sample being the lowest and HfTaO sample being the highest
3.310−3 and 8.910−2 A cm−2 at Vg=Vfb+1 V, respec-
tively. It was reported that the incorporation of nitrogen into
high-k dielectrics could reduce their leakage current by in-
hibiting species interdiffusion and changing the local coordi-
nation of high-k material, thus suppressing the onset of
crystallization.16 So, the smaller leakage current for the ox-
ynitride samples should be ascribed to the N incorporation.
In fact, this is closely associated with the Dit and Qox of the
samples shown in Fig. 2.
A high-field stress at 10 MV /cm =Vg−Vfb / tphys for
3600 s, with the capacitors biased at accumulation, is used to
examine the reliability of the samples. The leakage current
density Jg is measured for all the samples before and after
the stress, as shown in Fig. 3. The Vfb shift after the stress is
extracted from the HF C-V curves measured before and after
the stress, as shown in the inset of Fig. 3. Increase of the
leakage current and shift of flatband voltage after the stress
are larger for the control samples than the samples with the
TaOxNy interlayer because of an unstable GeOx layer grown
at the interface of the former samples. Among all the
samples, the HfTaON /TaOxNy sample exhibits the best reli-
ability due to the formation of strong N-related bonds by
FIG. 1. Typical high-frequency C-V curves of the Ge MOS capacitors under
dark condition at room temperature, swept in both directions at a frequency
of 1 MHz. Inset is gate leakage current density of the samples.
TABLE I. Physical parameters extracted from the HF C-V curves of the Ge
MOS capacitors.
Sample Cox pF tphys nm CET nm Equivalent k
HfTaO /TaOxNy 253 5.86 1.07 21.4
HfTaON /TaOxNy 289 5.83 0.94 24.2
HfTaO 201 5.96 1.35 17.2
HfTaON 240 6.06 1.13 20.9
FIG. 2. Hysteresis, interface-state density and equivalent oxide-charge den-
sity extracted from the HF C-V curves of the Ge MOS capacitors.
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significant incorporation of N into both the interlayer and
high-k gate dielectric.
Therefore, the thin TaOxNy interlayer can give excellent
device performances due to its strong barrier role against
diffusions of Hf, Ta, Ge, and O, and its good interface prop-
erties with the Ge substrate. Moreover, when the high-k di-
electric layer is oxynitride, the electrical properties and reli-
ability of the devices are further improved due to the
formation of strong N-related bonds.
The electrical properties and reliability of HfTa-based
oxide and oxynitride with or without TaOxNy interlayer are
investigated as the gate dielectric of Ge MOS capacitors. The
thin TaOxNy interlayer can effectively block the interdiffu-
sions of Ge, Hf, and Ta and also the penetration of oxygen
into the Ge substrate, thus greatly suppressing the growth of
unstable low-k GeOx during high-temperature annealing, and
improving the interface quality and reliability of the devices.
Low interface-state density and low leakage current have
been achieved for the devices with HfTaON /TaOxNy or
HfTaO /TaOxNy gate stack. Particularly, the sample with
HfTaON /TaOxNy gate stack exhibits higher dielectric con-
stant 24 and better high-field reliability than the other
samples while keeping small CET 0.94 nm, Dit, Qox, and
low leakage current. Therefore, the HfTaON /TaOxNy stack
structure is a promising gate dielectric for making advanced
small-sized Ge MOSFET with excellent electrical perfor-
mances and high reliability.
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FIG. 3. Gate-leakage increase and flatband-voltage shift insrt of the Ge
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the samples biased at accumulation.
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